



SN65HVD05, SN65HVD06 SN75HVD05, SN65HVD07 SN75HVD06, SN75HVD07

SLLS533D-MAY 2002-REVISED JULY 2006

# **HIGH OUTPUT RS-485 TRANSCEIVERS**

#### **FEATURES**

www.ti.com

- Minimum Differential Output Voltage of 2.5 V Into a 54-Ω Load
- Open-Circuit, Short-Circuit, and Idle-Bus Failsafe Receiver
- 1/8<sup>th</sup> Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Bus-Pin ESD Protection Exceeds 16 kV HBM
- Driver Output Slew Rate Control Options
- Electrically Compatible With ANSI TIA/EIA-485-A Standard
- Low-Current Standby Mode : 1 μA Typical
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- Pin Compatible With Industry Standard SN75176

#### **APPLICATIONS**


- Data Transmission Over Long or Lossy Lines or Electrically Noisy Environments
- Profibus Line Interface
- Industrial Process Control Networks
- Point-of-Sale (POS) Networks
- Electric Utility Metering
- Building Automation
- Digital Motor Control


# DIFFERENTIAL OUTPUT VOLTAGE VS DIFFERENTIAL OUTPUT CURRENT 4.5 4.5 4.5 CO 0.5 CO

#### DESCRIPTION

SN65HVD05, The SN75HVD05. SN65HVD06, SN75HVD06. SN65HVD07, and SN75HVD07 combine a 3-state differential line driver and differential line receiver. They are designed for balanced data transmission and interoperate with ANSI TIA/EIA-485-A and ISO 8482E standard-compliant devices. The driver is designed to provide a differential output voltage greater than that required by these standards for increased noise margin. The drivers and receivers have active-high and active-low enables respectively, which can be externally connected together to function as direction control.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or not powered. These devices feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION<sup>(1)</sup>

				PART NUMBER (2)		MARK	ED AS
SIGNALING RATE	UNIT LOAD	DRIVER OUTPUT SLOPE CONTROL	T <sub>A</sub>			PLASTIC DUAL-IN-LINE PACKAGE (PDIP)	SMALL OUTLINE IC (SOIC) PACKAGE
40 Mbps	1/2	No		SN65HVD05D	SN65HVD05P	65HVD05	VP05
10 Mbps	1/8	Yes	-40°C to 85°C	SN65HVD06D	SN65HVD06P	65HVD06	VP06
1 Mbps	1/8	Yes		SN65HVD07D	SN65HVD07P	65HVD07	VP07
40 Mbps	1/2	No		SN75HVD05D	SN75HVD05P	75HVD05	VN05
10 Mbps	1/8	Yes	0°C to 70°C	SN75HVD06D	SN75HVD06P	75HVD06	VN06
1 Mbps	1/8	Yes		SN75HVD07D	SN75HVD07P	75HVD07	VN07

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

#### PACKAGE DISSIPATION RATINGS

(See Figure 12 and Figure 13)

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D <sup>(2)</sup>	710 mW	5.7 mW/°C	455 mW	369 mW
D <sup>(3)</sup>	1282 mW	10.3 mW/°C	821 mW	667 mW
Р	1000 mW	8.0 m W/°C	640 mW	520 mW

<sup>1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)(2)

			SN65HVD05, SN65HVD06, SN65HVD07 SN75HVD05, SN75HVD06, SN75HVD07		
Supply voltage range, Vo	DC C		−0.3 V to 6 V		
Voltage range at A or B			–9 V to 14 V		
Input voltage range at D,	DE, R or RE		-0.5 V to V <sub>CC</sub> + 0.5 V		
Voltage input range, tran	sient pulse, A and B, through 100 s	Ω (see Figure 11)	–50 V to 50 V		
Receiver output current,	Io		-11 mA to 11mA		
	Lluman hadir madal(3)	A, B, and GND	16 kV		
Electrostatic discharge	Human body model <sup>(3)</sup>	All pins	4 kV		
	Charged-device model <sup>(4)</sup>	All pins	1 kV		
Continuous total power dissipation			See Dissipation Rating Table		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under" recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The D package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD05DR).

<sup>(2)</sup> Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3

<sup>(3)</sup> Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-A.

<sup>(4)</sup> Tested in accordance with JEDEC Standard 22, Test Method C101.



# RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5.5	V
Voltage at any bus terminal (separate	ely or common mode) V <sub>I</sub> or V <sub>IC</sub>	-7 <sup>(1)</sup>	12	V
High-level input voltage, V <sub>IH</sub>	D, DE, RE	2		V
Low-level input voltage, V <sub>IL</sub>	D, DE, RE		0.8	V
Differential input voltage, V <sub>ID</sub> (see Fig	jure 7)	-12	12	V
High layed output ourrent I	Driver	-100		m Λ
High-level output current, I <sub>OH</sub>	Receiver	-8		mA
Low lovel output ourrent I	Driver		100	m Λ
Low-level output current, I <sub>OL</sub>	Receiver		8	mA
	SN65HVD05			
	SN65HVD06	-40	85	°C
On another force of the second of the	SN65HVD07			
Operating free-air temperature, T <sub>A</sub>	SN75HVD05			
	SN75HVD06	0	70	°C
	SN75HVD07			

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

# DRIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage		I <sub>I</sub> = -18 mA		-1.5			V
			No Load				$V_{CC}$	
V <sub>OD</sub>	Differential output voltage		$R_L = 54 \Omega$ , See Figure	e 4	2.5			V
			$V_{\text{test}} = -7 \text{ V to } 12 \text{ V}, \text{ S}$	See Figure 2	2.2			
Δ V <sub>OD</sub>	Change in magnitude of differential voltage	output	See Figure 4 and Fig	ure 2	-0.2		0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output	voltage			2.2		3.3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mooutput voltage	ode	See Figure 3		-0.1		0.1	V
		HVD05				600		
V <sub>OC(PP)</sub>	V <sub>OC(PP)</sub> Peak-to-peak common-mode output voltage		See Figure 3		500		mV	
, ,						900		
I <sub>OZ</sub>	High-impedance output current		See receiver input currents					
	lament accomment	D			-100		0	^
II	Input current	DE			0		100	μΑ
Ios	Short-circuit output current		-7 V ≤ V <sub>O</sub> ≤ 12 V		-250		250	mA
C <sub>(diff)</sub>	Differential output capacitance		$V_{ID} = 0.4 \sin (4E6\pi t)$	+ 0.5 V, DE at 0 V		16		pF
			RE at V <sub>CC</sub> , D and DE at V <sub>CC</sub> , No load	Receiver disabled and driver enabled		9	15	mA
I <sub>CC</sub> Supply current			RE at V <sub>CC</sub> , D at V <sub>CC</sub> DE at 0 V, No load	Receiver disabled and driver disabled (standby)		1	5	μΑ
			RE at 0 V, D and DE at V <sub>CC</sub> , No load	Receiver enabled and driver enabled		9	15	mA

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.



#### DRIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
		HVD05			6.5	11		
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	HVD06			27	40	ns	
		HVD07			250	400		
		HVD05			6.5	11		
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	HVD06			27	40	ns	
		HVD07			250	400		
		HVD05		2.7	3.6	6		
t <sub>r</sub>	Differential output signal rise time	HVD06		18	28	55	ns	
		HVD07	$R_L = 54 \Omega, C_L = 50 pF,$	150	300	450		
		HVD05	See Figure 4	2.7	3.6	6		
t <sub>f</sub>	Differential output signal fall time	HVD06		18	28	55	ns	
		HVD07		150	300	450		
		HVD05				2	ns	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD06				2.5		
		HVD07				10		
		HVD05				3.5	ns	
t <sub>sk(pp)</sub> (2)	Part-to-part skew	HVD06				14		
		HVD07	_			100		
		HVD05				25		
t <sub>PZH1</sub>	Propagation delay time, high-impedance-to-high-level output	HVD06	_			45	ns	
	riigh-iiripedance-to-riigh-level odtput	HVD07	$\overline{RE}$ at 0 V, R <sub>L</sub> = 110 $\Omega$ ,			250		
		HVD05	See Figure 5			25		
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	HVD06				60	ns	
	riigh-level-to-riigh-impedance output	HVD07	_	250				
		HVD05				15		
t <sub>PZL1</sub>	Propagation delay time, high-impedance-to-low-level output	HVD06				45	ns	
	σιραί	HVD07	$\overline{RE}$ at 0 V, R <sub>L</sub> = 110 $\Omega$ ,			200		
		HVD05	See Figure 6			14		
$t_{PLZ}$	Propagation delay time, low-level-to-high-imped	HVD06				90	_	
	output	HVD07		550				
t <sub>PZH2</sub>	Propagation delay time, standby-to-high-level output	1	$R_L = 110\Omega$ , $\overline{RE}$ at 3 V, See Figure 5			6	μs	
t <sub>PZL2</sub>	Propagation delay time, standby-to-low-level output		$R_L = 110 \Omega$ , $\overline{RE}$ at 3 V, See Figure 6			6	μs	

 <sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.
 (2) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		Т	EST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IT+</sub>	Positive-going inputhreshold voltage	ut	$I_O = -8 \text{ mA}$					0.01	V	
V <sub>IT-</sub>	Negative-going inp threshold voltage	out	I <sub>O</sub> = 8 mA			-0.2			V	
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )	1					35		mV	
V <sub>IK</sub>	Enable-input clam	p voltage	I <sub>I</sub> = -18 mA			-1.5			V	
V <sub>OH</sub>	High-level output v	/oltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -8 \text{ mA},$	See Figure 7	4			V	
V <sub>OL</sub>	Low-level output v	oltage	$V_{ID} = -200 \text{ mV},$	$I_{OL} = 8 \text{ mA},$	See Figure 7			0.4	V	
loz	High-impedance-s output current	tate	$V_O = 0$ or $V_{CC}$	RE at V <sub>CC</sub>		-1		1	μΑ	
				$V_A$ or $V_B = 12 V$			0.23	0.5	0.5	
	HVD05  Bus input current		LIV/DOE	Other inputat 0 V	$V_A$ or $V_B = 12 V$ ,	V <sub>CC</sub> = 0 V		0.3	0.5	mA
			Other inputation	$V_A$ or $V_B = -7 V$		-0.4	0.13		1	
				$V_A$ or $V_B = -7 V$ ,	$V_{CC} = 0 V$	-0.4	0.15			
I				$V_A$ or $V_B = 12 V$			0.06	0.1		
		HVD06	Other inputat 0 V	$V_A$ or $V_B = 12 V$ ,	$V_{CC} = 0 V$		0.08	0.13		
		HVD07	Other inputation	$V_A$ or $V_B = -7 V$		-0.1	0.05		ША	
				$V_A$ or $V_B = -7 V$ ,	$V_{CC} = 0 V$	-0.05	0.03			
l <sub>IH</sub>	High-level input cu RE	ırrent,	V <sub>IH</sub> = 2 V			-60	26.4		μΑ	
IL	Low-level input cu	rrent, RE	V <sub>IL</sub> = 0.8 V			-60	27.4		μΑ	
C <sub>(diff)</sub>	Differential input capacitance		$V_I = 0.4 \sin (4E6\pi t) + 0.$	5 V, DE at 0 V			16		pF	
			RE at 0 V, D and DE at 0 V, No load	Receiver enabled an	d driver disabled		5	10	mA	
lcc	CC Supply current		$\overline{\text{RE}}$ at V <sub>CC</sub> , DE at 0 V, D at V <sub>CC</sub> , No load	Receiver disabled an (standby)	d driver disabled		1	5	μΑ	
			RE at 0 V, D and DE at V <sub>CC</sub> , No load	Receiver enabled an	d driver enabled		9	15	mA	

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

#### RECEIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output 1/2 UL	HVD05			14.6	25	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output 1/2 UL	HVD05			14.6	25	ns
	Drangaction delay time law to high layer output 1/0 III	HVD06			55	70	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output 1/8 UL	HVD07			55	70	ns
	Drangation delay time high to law level output 1/9 III	HVD06			55	70	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output 1/8 UL	HVD07	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$		55	70	ns
		HVD05	C <sub>L</sub> = 15 pF, See Figure 8			2	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD06				4.5	ns
		HVD07				4.5	ı
		HVD05				6.5	ns
t <sub>sk(pp)</sub> (2)	Part-to-part skew	HVD06				14	
		HVD07				14	
t <sub>r</sub>	Output signal rise time		C <sub>L</sub> = 15 pF,		2	3	
t <sub>f</sub>	Output signal fall time		See Figure 8		2	3	ns
t <sub>PZH1</sub>	Output enable time to high level					10	·
t <sub>PZL1</sub>	PZL1 Output enable time to low level		$C_L = 15 \text{ pF},$			10	
t <sub>PHZ</sub>			DE at 3 V, See Figure 9			15	ns
t <sub>PLZ</sub>			<b>3</b>			15	ı
t <sub>PZH2</sub>	Propagation delay time, standby-to-high-level output		$C_L = 15 \text{ pF, DE at 0,}$			6	
t <sub>PZL2</sub>	Propagation delay time, standby-to-low-level output		See Figure 10			6	μs

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver VoD Test Circuit and Voltage and Current Definitions





Figure 2. Driver V<sub>OD</sub> With Common-Mode Loading Test Circuit


 <sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.
 (2) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.






Input: PRR = 500 kHz, 50% Duty Cycle,tr<6ns, tf<6ns, ZO = 50  $\Omega$ 

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  <6 ns,  $t_f$  <6 ns,  $Z_o$  = 50  $\Omega$ 

Figure 4. Driver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 100 kHz, 50% Duty Cycle,  $t_{r}$  <6 ns,  $t_{f}$  <6 ns,  $Z_{o}$  = 50  $\Omega$ 

Figure 5. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



Generator: PRR = 100 kHz, 50% Duty Cycle,  $t_{r}$  <6 ns,  $t_{f}$  <6 ns,  $Z_{o}$  = 50  $\Omega$ 

Figure 6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms






Figure 7. Receiver Voltage and Current Definitions




Figure 8. Receiver Switching Test Circuit and Voltage Waveforms






Figure 9. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled





Figure 10. Receiver Enable Time From Standby (Driver Disabled)



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 11. Test Circuit, Transient Over Voltage Test



# **FUNCTION TABLES**

# **DRIVER**

INPUT	ENABLE	OUT	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z
Open	Н	Н	L
X	Open	Z	Z


# RECEIVER(1)

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
$V_{ID} = V_A - V_B$	RE	R
V <sub>ID</sub> ≤ -0.2 V	L	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.01 \text{ V}$	L	?
-0.01 V≤ V <sub>ID</sub>	L	Н
X	Н	Z
Open Circuit	L	Н
Short Circuit	L	Н
X	Open	Z

<sup>(1)</sup> H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate




# **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



	R1/R2	R3
SN65HVD05	<b>9 k</b> Ω	<b>45 k</b> Ω
SN65HVD06	<b>36 k</b> Ω	<b>180 k</b> Ω
SN65HVD07	<b>36 k</b> Ω	<b>180 k</b> Ω





#### TYPICAL CHARACTERISTICS







# **TYPICAL CHARACTERISTICS (continued)**













# TYPICAL CHARACTERISTICS (continued)








Figure 22.




Figure 23.

Copyright © 2002–2006, Texas Instruments Incorporated

# **TYPICAL CHARACTERISTICS (continued)**





Figure 24. Driver Enable Time From DE to V<sub>OD</sub>

The time  $t_{pZL}(x)$  is the measure from DE to  $V_{OD}(x)$ .  $V_{OD}$  is valid when it is greater than 1.5 V.



# **APPLICATION INFORMATION**



Device	Number of Devices on Bus
HVD05	64
HVD06	256
HVD07	256

NOTE: The line should be terminated at both ends with its characteristic impedance ( $R_T = Z_O$ ). Stub lengths off the main line should be kept as short as possible.

Figure 25. Typical Application Circuit



# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65HVD05D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD05DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD05DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD05DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD05P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD05PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD06D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD06DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD06DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD06DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD06P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD06PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD07D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD07DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD07DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD07DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD07P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD07PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD05D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD05DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD05DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD05DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD05P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD05PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD06D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





.com 16-Mar-2007

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
SN75HVD06DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD06DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD06DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD06P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD06PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD07D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD07DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD07DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD07DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD07P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD07PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





com 19-Mar-2008

# TAPE AND REEL INFORMATION





Α	0	Dimension designed to accommodate the component width
В	0	Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
٧	٧	Overall width of the carrier tape
ГР	1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD05DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD06DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD07DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD05DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD06DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD07DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1






\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD05DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD06DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD07DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD05DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD06DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD07DR	SOIC	D	8	2500	340.5	338.1	20.6

# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



# P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg\_info.htm

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated